Article details

Title: Efficient FPGA Hardware Implementation of RBF Neural Networks Using a Genetic Algorithm for Center Selection
Author(s): Constantin-Iulian Vizitiu   Cristian-Iulian Rîncu   Stelian Spînu         

Abstract: To improve the recognition function of real-time automatic target tracking and recognition systems, one of the most important methods is to use efficient hardware architectures inside of their classification chains. Accordingly, a genetic algorithm used for center selection of RBF neural networks is presented. Finally, to confirm the experimental results obtained by software simulations, a proper FPGA hardware implementation of RBF neural networks is also described.

Keywords: automatic target tracking and recognition system, RBF neural network, genetic algorithm, FPGA hardware implementation.

References:
[1] F. SADJADI, B. JAVIDI (Eds.) – Physics of Automatic Target Recognition, Springer, New York, NY, 2007
[2] G. O’BRIEN – Automatic Target Recognition, In R.G. Driggers (Ed.), “Encyclopedia of Optical Engineering”, Vol. 1, pp. 114-120, Marcel Dekker, New York, NY, 2003
[3] C.I. VIZITIU, P. CIOTÎRNAE – Neural Design Procedure for an ATTR System Based on Video Imaginary Usage, Proc. of the 9th WSEAS International Conference on Automation and Information, ICAI ’08, pp. 525-530, Bucharest, Romania, Jun. 24-26, 2008
[4] M.W. ROTH – Survey of Neural Network Technology for Automatic Target Recognition, IEEE Transactions on Neural Networks, Vol. 1, No. 1, pp. 28-43, Mar. 1990
[5] C.I. VIZITIU – Neural Networks Used in Video Pattern Recognition, Military Technical Academy Publishing House, Bucharest, Romania, 2002 (in Romanian)
[6] C.I. VIZITIU – Genetic Algorithms and Neural Networks: Theory and Applications, Military Technical Academy Publishing House, Bucharest, Romania, 2004 (in Romanian)
[7] C.I. VIZITIU, D. MUNTEANU – A Genetic Procedure for RBF Neural Networks Centers Selection, Proc. of the 9th WSEAS International Conference on Neural Networks, NN ’08, pp. 37-40, Sofia, Bulgaria, May 2-4, 2008
[8] R.O. DUDA, P.E. HART, D.G. STORK – Pattern Classification, 2nd Edition, John Wiley & Sons, New York, NY, 2001
[9] C.S. LINDSEY – Neural Networks in Hardware: Architectures, Products and Applications, Lecture Pages, Royal Institute of Technology, Stockholm, Sweden, 2002
[10] A.R. OMONDI, J.C. RAJAPAKSE (Eds.) – FPGA Implementations of Neural Networks, Springer, Dordrecht, The Netherlands, 2006